



# Basic Clock Systems-control registers

## Basic Clock Module Control Registers

The Basic Clock Module is configured using control registers DCOCTL, BCSCTL1, and BCSCTL2, and four bits from the CPU status register: SCG1, SCG0, OscOff, and CPUOFF.

User software can modify these control registers from their default condition at any time. The Basic Clock Module control registers are located in the byte-wide peripheral map and should be accessed with byte (.B) instructions.

Register State	Short Form	Register Type	Address	Initial State
DCO control				
register Rasia slock	DCOCTL	Read/write	056h	060h
system control 1	BCSCTL1	Read/write	057h	084h
Basic clock	PCSCTI 2	<b>Dood/write</b>	0596	react
system control 2	BUSUILZ	Reau/write	05611	Teset
	CPE	/FE 421/521 Microcomputer	e	
	01 L		~	













Initial State	1, L1
DCOCTL: 60h => DCO = 011b, MOD = 00000b	$\supset$
BCSCTL1: 84h => XT2Off = 1, XTS = 0, DIVA = 00b, Rsel = 000b	
BCSCTL2: 00x => SELM = 00b, DIVM = 00b, SELS=0, DIVS=00, DCOR = 0	
IE1 (Interrupt Enable 1): 00x (OFIE bit 1: oscillator fault interrupt enable => enables OFIFG interrupt)	
IFG1 (Interrupt Flag Register 1):	
00x (OFIFG bit 1: oscillator fault interrupt flag)	
$\Rightarrow$ DCO selected	
⇒MCLK = f(Rsel=000, DCO=011b) = 800KHz (min); 1200KHz (nom)	
⇒SMCLK = MCLK	
⇒ACLK = N/A	
CPE/EE 421/521 Microcomputers 10	)

msp430	x14x.h: STATUS REG. BITS	-1
/*************************************	******	
#define C	(0x0001)	
#define Z	(0x0002)	
#define N	(0x0004)	
#define V	(0x0100)	
#define GIE	(0x0008) // GIE: General interrupt enable	
#define CPUOFF	(0x0010) // when set, turns off CPU	
#define OSCOFF	(0x0020) // when set, turns off LFXT1 (if not used for (S)MCL	K)
#define SCG0	(0x0040) // when set, turns off DCO (if not used for (S)MCLK)	
#define SCG1	(0x0080) // when set, turns off SMCLK	
/* Low Power Modes coded	with Bits 4-7 in SR */	
#ifndef IAR SYSTEMS ICC	C /* Begin #defines for assembler */	
#define LPM0	(CPUOFF)	
#define LPM1	(SCG0+CPUOFF)	
#define LPM2	(SCG1+CPUOFF)	
#define LPM3	(SCG1+SCG0+CPUOFF)	
#define LPM4	(SCG1+SCG0+OSCOFF+CPUOFF)	
<pre>/* End #defines for asser</pre>	mbler */	
#else /* Begin #defines f	for C */	
#define LPM0 bits	(CPUOFF)	
#define LPM1 bits	(SCG0+CPUOFF)	
#define LPM2 bits	(SCG1+CPUOFF)	
#define LPM3 bits	(SCG1+SCG0+CPUOFF)	
#define LPM4 bits	(SCG1+SCG0+OSCOFF+CPUOFF)	
-	CPE/EE 421/521 Microcomputers 11	



# msp430x14x.h: WDT BITS

/* WDT is clocked by fMCLK	(assumed 1MHz) */				_
#define WDT MDLY 32	(WDTPW+WDTTMSEL+WDTCNTCL)	/*	32ms in	te	rval
(default) */					
#define WDT MDLY 8	(WDTPW+WDTTMSEL+WDTCNTCL+WDTIS0)	/*	8ms	"	*/
#define WDT MDLY 0 5	(WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1)	/*	0.5ms	"	*/
#define WDT MDLY 0 064	(WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1+WDTIS0)	/*	0.064ms		*/
/* WDT is clocked by fACLK	(assumed 32KHz) */				
#define WDT ADLY 1000	(WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL)	/*	1000ms	"	*/
#define WDT ADLY 250	(WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS0)	/*	250ms	"	*/
#define WDT ADLY 16	(WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1)	/*	16ms	"	*/
#define WDT ADLY 1 9	(WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)	/*	1.9ms	"	*/
/* Watchdog mode -> reset	after expired time */				
/* WDT is clocked by fMCLK	(assumed 1MHz) */				
#define WDT MRST 32	(WDTPW+WDTCNTCL)	/*	32ms in	te	rval
(default) */					
#define WDT_MRST_8	(WDTPW+WDTCNTCL+WDTIS0)	/*	8ms	"	*/
#define WDT_MRST_0_5	(WDTPW+WDTCNTCL+WDTIS1)	/*	0.5ms	"	*/
<pre>#define WDT_MRST_0_064</pre>	(WDTPW+WDTCNTCL+WDTIS1+WDTIS0)	/*	0.064ms	"	*/
/* WDT is clocked by fACLK	(assumed 32KHz) */				
<pre>#define WDT_ARST_1000</pre>	(WDTPW+WDTCNTCL+WDTSSEL)	/*	1000ms	"	*/
#define WDT ARST 250	(WDTPW+WDTCNTCL+WDTSSEL+WDTIS0)	/*	250ms	"	*/
#define WDT ARST 16	(WDTPW+WDTCNTCL+WDTSSEL+WDTIS1)	/*	16ms	"	*/
#define WDT ARST 1 9	(WDTPW+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)	/*	1.9ms	"	*/
	CPE/EE 421/521 Microcomputers			13	



# msp430x14x.h: Basic Clock

#define DIVA_0	(0x00) /* ACLK Divider 0: /1 */	_
#define DIVA_1	(0x10) /* ACLK Divider 1: /2 */	_
#define DIVA 2	(0x20) /* ACLK Divider 2: /4 */	
#define DIVA_3	(0x30) /* ACLK Divider 3: /8 */	
_		
#define DCOR	(0x01) /* Enable External Resistor : 1 */	
#define DIVS0	(0x02) /* SMCLK Divider 0 */	
#define DIVS1	(0x04) /* SMCLK Divider 1 */	
#define SELS	(0x08) /* SMCLK Source Select 0:DCOCLK / 1:XT2CLK/LFXTCLK */	
#define DIVM0	(0x10) /* MCLK Divider 0 */	
#define DIVM1	(0x20) /* MCLK Divider 1 */	
#define SELM0	(0x40) /* MCLK Source Select 0 */	
#define SELM1	(0x80) /* MCLK Source Select 1 */	
#define DIVS_0	(0x00) /* SMCLK Divider 0: /1 */	
#define DIVS_1	(0x02) /* SMCLK Divider 1: /2 */	
#define DIVS 2	(0x04) /* SMCLK Divider 2: /4 */	
#define DIVS_3	(0x06) /* SMCLK Divider 3: /8 */	
#define DIVM_0	(0x00) /* MCLK Divider 0: /1 */	
#define DIVM_1	(0x10) /* MCLK Divider 1: /2 */	
#define DIVM 2	(0x20) /* MCLK Divider 2: /4 */	
#define DIVM_3	(0x30) /* MCLK Divider 3: /8 */	
#define SELM_0	(0x00) /* MCLK Source Select 0: DCOCLK */	
#define SELM_1	(0x40) /* MCLK Source Select 1: DCOCLK */	
#define SELM_2	(0x80) /* MCLK Source Select 2: XT2CLK/LFXTCLK */	
#define SELM_3	(0xC0) /* MCLK Source Select 3: LFXTCLK */	
-	CPE/EE 421/521 Microcomputers 15	

	msp430>	<14x.h: Basic Clock	$\sim$
#define DIVA 0	(0x00)	/* ACLK Divider 0: /1 */	-)
#define DIVA_1	(0x10)	/* ACLK Divider 1: /2 */	_
#define DIVA_2	(0x20)	/* ACLK Divider 2: /4 */	
<pre>#define DIVA_3</pre>	(0x30)	/* ACLK Divider 3: /8 */	
#define DCOR	(0x01)	/* Enable External Resistor : 1 */	
#define DIVS0	(0x02)	/* SMCLK Divider 0 */	
#define DIVS1	(0x04)	/* SMCLK Divider 1 */	
#define SELS	(80x0)	/* SMCLK Source Select 0:DCOCLK / 1:XT2CLK/LFXTCLK */	
#define DIVM0	(0x10)	/* MCLK Divider 0 */	
#define DIVM1	(0x20)	/* MCLK Divider 1 */	
#define SELM0	(0x40)	/* MCLK Source Select 0 */	
#define SELM1	(0x80)	/* MCLK Source Select 1 */	
#define DIVS_0	(0x00)	/* SMCLK Divider 0: /1 */	
<pre>#define DIVS_1</pre>	(0x02)	/* SMCLK Divider 1: /2 */	
#define DIVS_2	(0x04)	/* SMCLK Divider 2: /4 */	
<pre>#define DIVS_3</pre>	(0x06)	/* SMCLK Divider 3: /8 */	
#define DIVM 0	(0x00)	/* MCLK Divider 0: /1 */	
#define DIVM 1	(0x10)	/* MCLK Divider 1: /2 */	
#define DIVM 2	(0x20)	/* MCLK Divider 2: /4 */	
#define DIVM_3	(0x30)	/* MCLK Divider 3: /8 */	
#define SELM 0	(0x00)	/* MCLK Source Select 0: DCOCLK */	
#define SELM_1	(0x40)	/* MCLK Source Select 1: DCOCLK */	
#define SELM 2	(0x80)	/* MCLK Source Select 2: XT2CLK/LFXTCLK */	
<pre>#define SELM_3</pre>	(0xC0)	/* MCLK Source Select 3: LFXTCLK */	
-	C	PE/EE 421/521 Microcomputers 16	

Initialize	Basic Clock Module:	
	An Example	<u>-r</u>
void InitOsc(void) {		
WDTCTL = WDTPW   WDTHOLD; BCSCTL1  = XTS; _BIC_SR(OSCOFF);	// stop watchdog timer // XT1 as high-frequency // turn on XT1 oscillator	
do IFG1 &= ~OFIFG; while (IFG1 & OFIFG);	<pre>// wait in loop until crystal is stable</pre>	
BCSCTL1  = DIVA0; BCSCTL1 &= ~DIVA1;	// ACLK = XT1 / 2	
IE1 &= ~WDTIE; IFG1 &= ~WDTIFG;	// disable WDT int. // clear WDT int. flag	
WDTCTL = WDTPW   WDTTMSEL   WI	DTCNTCL   WDTSSEL   WDTIS1; // use WDT as timer, flag ea // 512 pulses from ACLK	ch
<pre>while (!(IFG1 &amp; WDTIFG));</pre>	<pre>// count 1024 pulses from XT1 (until X // amplitude is OK)</pre>	T1's
IFG1 &= ~OFIFG; BCSCTL2 = SELM0   SELM1; }	// clear osc. fault int. flag // set XT1 as MCLK	
	CPE/EE 421/521 Microcomputers 1	7

	Basic Clock Systems-Examples
≻	Adjusting the Basic Clock
Th rec Clo exe	e control registers of the Basic Clock are under full software control. If clock quirements other than those of the default from PUC are necessary, the Basic ock can be configured or reconfigured by software at any time during program ecution.
	ACLKGEN from LFXT1 crystal, resonator, or external-clock source and divided by 1, 2, 4, or 8. If no LFXTCLK clock signal is needed in the application, the OscOff bit should be set in the status register.
	SCLKGEN from LFXTCLK, DCOCLK, or XT2CLK (x13x and x14x only) and divided by 1, 2, 4, or 8. The SCG1 bit in the status register enables or disables SMCLK.
	MCLKGEN from LFXTCLK, DCOCLK, or XT2CLK (x13x and x14x only) and divided by 1, 2, 4, or 8. When set, the CPUOff bit in the status register enables or disables MCLK.
	DCOCLK frequency is adjusted using the RSEL, DCO, and MOD bits. The DCOCLK clock source is stopped when not used, and the dc generator can be disabled by the SCG0 bit in the status register (when set).
	The XT2 oscillator sources XT2CLK (x13x and x14x only) by clearing the XT2Off bit. CPE/EE 421/521 Microcomputers 18

#### Watchdog Timer-General

#### General

The primary function of the watchdog-timer module (WDT) is to perform a controlled-system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can work as an interval timer, to generate an interrupt after the selected time interval.

### Features of the Watchdog Timer include:

- Eight software-selectable time intervals
- > Two operating modes: as watchdog or interval timer
- Expiration of the time interval in watchdog mode, which generates a system reset; or in timer mode, which generates an interrupt request
- Safeguards which ensure that writing to the WDT control register is only possible using a password
- Support of ultralow-power using the hold mode

## Watchdog/Timer two functions:

- SW Watchdog Mode
- Interval Timer Mode

CPE/EE 421/521 Microcomputers

19



	Watchdog Timer-Registers
	Watchdog Timer Counter
	The watchdog-timer counter (WDTCNT) is a 16-bit up-counter that is not directly accessible by software. The WDTCNT is controlled through the watchdog-timer control register (WDTCTL), which is a 16-bit read/write register located at the low byte of word address 0120h. Any read or write access must be done using word instructions with no suffix or .w suffix. In both operating modes (watchdog or timer), it is only possible to write to WDTCTL using the correct password. <b>Watchdog Timer Control Register</b>
V	DTCTL 0120h MDB, HighByte R/W MDB, LowByte 0
	Password Compare EQU HOLD NMIES NMI TMSEL CNTCL SSEL IS1 ISO
Re	d:HighByte is 069h Write:HighByte is 05Ah, otherwise security key is violated WDT 16-bit Control Register with Write Protection
E f	its 0, 1: Bits IS0 and IS1 select one of four taps from the WDTCNT, as described in llowing table. Assuming f <sub>crystal</sub> = 32,768 Hz and f <sub>System</sub> = 1 MHz, the following intervals re possible:

SSEL	IS1	IS0	In	terval [ms]	
0	1	1	0.064	t SMCLK × 2 <sup>6</sup>	
0	1	0	0.5	t SMCLK × 2 <sup>9</sup>	Table: WDTCNT Taps
1	1	1	1.9	t ACLK × 2 <sup>6</sup>	
0	0	1	8	t SMCLK $\times$ 2 <sup>13</sup>	
1	1	0	16.0	t ACLK × 2 <sup>9</sup>	
0	0	0	32	t SMCLK $ imes$ 2 $^{15}$ ·	<- Value after PUC (reset)
1	0	1	250	t ACLK $\times$ 2 <sup>13</sup>	
1	0	0	1000	t ACLK $\times$ 2 <sup>15</sup>	
Bit 2: Th	ne SSEL bit	selects the	clock sour	ce for WDTCNT.	
SSEL	= 0: WDTC	NT is clock	ed by SMC	LK.	
SSEL	= 1: WDTC	NT is clock	ed by ACLI	κ.	
Bit 3: Co	ounter clear	bit. In bot	h operating	g modes, writing	a 1 to this bit
	restarts the	WDTCNT	at 00000h.	The value read	is not defined.
Bit 4: Th	ne TMSEL bi	t selects th	e operatin	g mode: watchd	og or timer.
	TMSEI = 0	: Watchdoo	u mode	-	5
	TMSEL - 1	· Intorval-t	imer mode		
					00
		CPE	:/EE 421/521 Mid	crocomputers	22







		Watchdog Timer-Example	25	  
How to select /* WDT is clock WDTCL=WDT_ADLY_ IE1  =WDTIE;	timer m and by fAC 250; // W // F	ode LLK (assumed 32Khz) */ NDT 250MS/4 INTERVAL TIMER NABLE WDT INTERRUPT		7
How to stop w	vatchdog	timer		
WDTCTL=WDTPW +	WDTHOLD ;	// stop watchdog timer		
Assembly prog	grammin	g		
WDT_key WDTStop WDT250	.equ mov mov	05A00h ; #(WDT_Key+80h),&WDTCTL #(WDT_Key+1Dh),&WDTCTL	Key to access WDT Hold Watchdog WDT, 250ms Interval	
		CPE/EE 421/521 Microcomputers	26	



	Interrupt Service Routines	
/*****	*****	
* Interrupt Vectors (offset	from 0xFFE0)	
*****	*********	
#define PORT2_VECTOR	1 * 2 /* 0xFFE2 Port 2 */	
#define UART1TX_VECTOR	2 * 2 /* 0xFFE4 UART 1 Transmit */	
#define UART1RX_VECTOR	3 * 2 /* 0xFFE6 UART 1 Receive */	
#define PORT1_VECTOR	4 * 2 /* 0xFFE8 Port 1 */	
<pre>#define TIMERA1_VECTOR</pre>	5 * 2 /* 0xFFEA Timer A CC1-2, TA */	
<pre>#define TIMERA0_VECTOR</pre>	6 * 2 /* 0xFFEC Timer A CC0 */	
#define ADC_VECTOR	7 * 2 /* 0xffee ADC */	
<pre>#define UART0TX_VECTOR</pre>	8 * 2 /* 0xFFF0 UART 0 Transmit */	
#define UARTORX_VECTOR	9 * 2 /* 0xFFF2 UART 0 Receive */	
#define WDT_VECTOR	10 * 2 /* 0xFFF4 Watchdog Timer */	
#define COMPARATORA_VECTOR	11 * 2 /* 0xFFF6 Comparator A */	
#define TIMERB1_VECTOR	12 * 2 /* 0xFFF8 Timer B 1-7 */	
#define TIMERB0_VECTOR	13 * 2 /* 0xFFFA Timer B 0 */	
#define NMI_VECTOR	14 * 2 /* 0xFFFC Non-maskable */	
#define RESET VECTOR	15 * 2 /* 0xFFFE Reset [Highest Pr.] */	

















	INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
	Power-up, external reset, watchdog, flash password	WDTIFG KEYV	Reset	0FFFEh	15, highest
	NMI, oscillator fault, flash memory access violation	NMIIFG OFIFG ACCVIFG	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	14
Interrupt Sources, Flags,	device-specific			0FFFAh	13
	device-specific			0FFF8h	12
	device-specific			0FFF6h	11
	Watchdog timer	WDTIFG	maskable	0FFF4h	10
	device-specific			0FFF2h	9
octore	device-specific			0FFF0h	8
ectors	device-specific			0FFEEh	7
	device-specific			0FFECh	6
	device-specific			0FFEAh	5
	device-specific			0FFE8h	4
	I/O Port P2	P2IFG.0 to P2IFG.7	maskable	0FFE6h	3
	I/O Port P1	P1IFG.0 to P1IFG.7	maskable	0FFE4h	2
	device-specific			0FFE2h	1
	device exection			OFFEOb	0 lowest

















	IOL	Basi		DCK S	System (cont d)
SCG1	SCG0	OSCOFF	CPUOFF	Mode	CPU and Clocks Status
0	0	0	0	Active	CPU is active, all enabled clocks are active
0	0	0	1	LPM0	CPU, MCLK are disabled SMCLK , ACLK are active
0	1	0	1	LPM1	CPU, MCLK, DCO osc. are disabled DC generator is disabled if the DCO is not used fo MCLK or SMCLK in active mode SMCLK , ACLK are active
1	0	0	1	LPM2	CPU, MCLK, SMCLK, DCO osc. are disabled DC generator remains enabled ACLK is active
1	1	0	1	LPM3	CPU, MCLK, SMCLK, DCO osc. are disabled DC generator disabled ACLK is active
1	1	1	1	LPM4	CPU and all clocks disabled





















Lo	w-Power	С	oncept:	Bas	sic Conditions f	or E	Burst Mode	 
The exar dominate	nple of the heat one of the current cor	cos Isu	t allocator shows mption.	tha	t the current of the	nor	n-activity peri	ode
	<u>Measure</u>		Process data		Real-Time Clock		LCD Display	
I <sub>AVG</sub> =	IMeasure	+	ICalculate	+	IRTC	+	I <sub>Display</sub>	
=	IADC <sup>* t</sup> Measure/T	+	lactive * tcalc /T	+	lactive * tRTC /T	+	I <sub>Display</sub>	
=	3mA *200µs/60s	+	0.5mA * 10ms/60s	+	0.5mA * 0.5ms/60s	+	2.1µA	
=	10nA	+	83nA	+	4nA	+	2.1µA	
I <sub>AVG</sub> ≅							2.1µA	
The currents system parts	The sleep of are related to the should be added	e se	<b>rent dominates</b> t ensor and μC sys r the total system	tem cui	current consumption Additional curren rrent	on! t coi	nsumption of	other
			CPE/EE 421/521 Mic	rocor	nputers			57









Th	e MSP430 family was developed for ultralow-power applications and uses
dif	ferent levels of operating modes. The MSP430 operating modes, give advanced
su	pport to various requirements for ultralow power and ultralow energy consumption.
Th	is support is combined with an intelligent management of operations during the
dif	ferent module and CPU states. An interrupt event wakes the system from each of
the	e various operating modes and the RETI instruction returns operation to the mode
th	at was selected before the interrupt event.
Th	e ultra-low power system design which uses complementary metal-oxide
se	miconductor (CMOS) technology, takes into account three different needs:
	The desire for speed and data throughput despite conflicting needs for ultra-low power
	Minimization of individual current consumption
	Limitation of the activity state to the minimum required by the use of low power modes







	Operating Modes #2	
	Low power mode 3 (LPM3); SCG1=1, SCG0=1, OscOff=0, CPUOff=1:	
۶	CPU is disabled	
۶	MCLK is disabled	
۶	SMCLK is disabled	
≻	DCO oscillator is disabled	
۶	DCO's dc-generator is disabled	
۶	ACLK remains active	
	Low power mode 4 (LPM4); SCG1=X, SCG0=X, OscOff=1, CPUOff=1:	
۶	CPU is disabled	
۶	ACLK is disabled	
۶	MCLK is disabled	
۶	SMCLK is disabled	
۶	DCO oscillator is disabled	
۶	DCO's dc-generator is disabled	
۶	Crystal oscillator is stopped	
	CPE/EE 421/521 Microcomputers	66







J C – programming msp430x14x.h	•				
STATUS REGISTER BITS	<pre>#include "In430.h"</pre>				
define C 0x0001 define Z 0x0002 define N 0x0004 define GIE 0x0008 define GIE 0x0008 define CFUOFF 0x0010 define SCC0 0x0040 define SCC1 0x0080 * Low Power Modes coded with	<pre>#define LPM0BIS_SR(LPM0_bits) /* Enter LP Mode 0 */ #define LPM0_EXIT_BIC_SR(LPM1_bits) /* Enter LP Mode 1 */ #define LPM1_EXIT_BIC_SR(LPM1_bits) /* Enter LP Mode 1 */ #define LPM2_EXIT_BIC_SR(LPM2_bits) /* Exit LP Mode 2 */ #define LPM3_BIS_SR(LPM3_bits) /* Enter LP Mode 3 */ #define LPM3_EXIT_BIC_SR(LPM4_bits) /* Enter LP Mode 3 */ #define LPM3_EXIT_BIC_SR(LPM4_bits) /* Enter LP Mode 4 */ #define LPM4_EXIT_BIC_SR(LPM4_bits) /* Exit LP M</pre>				
<pre>Bits 4-7 in SR */ * Begin #defines for assembler */ findefIAR_SYSTEMS_ICC define LEM0 CPUOPF define LEM1 SCG0+CPUOPF define LEM2 SCG1+CCPUOPF define LEM3 SCG1+SCG0+CPUOPF define LEM3 SCG1+SCG0+SCG0FF+CPUOPF * End #defines for assembler */</pre>	<pre>/* - in430.h -     Intrinsic functions for the MSP430 */ unsigned short _BIS_SR(unsigned short); unsigned short _BIC_SR(unsigned short);</pre>				
else /* Begin #defines for C */ define LPM0_bits CPUOFF define LFM1_bits SCG0+CPUOFF	15 9 8 7 50 10 10 10 10 10 10 10 10 10 10 10 10 10				